

United States Patent and Trademark Office

MAN

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

٠					
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/748,241	12/31/2003	Jeong Ho Park	09407.0001	6968	
7590 03/10/2005			EXAMINER		
Finnegan, Henderson, Farabow,			ISAAC, STANETTA D		
Garrett & Dunner, L.L.P.			ANTIBUT	DARED MINADED	
1300 I Street, N.W.			ART UNIT	PAPER NUMBER	
Washington, DC 20005-3315			2812		
			DATE MAILED: 03/10/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/748,241	JEONG HO PARK	
Office Action Summary	Examiner	Art Unit	
	Stanetta D. Isaac	2812	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 31 De	ecember 2003.		
2a) ☐ This action is FINAL . 2b) ☑ This	action is non-final.		
3) Since this application is in condition for allowar closed in accordance with the practice under <i>E</i>	1		
Disposition of Claims	·		•
 4) ☐ Claim(s) 1-31 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-31 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or 	vn from consideration.		
Application Papers			
9)☐ The specification is objected to by the Examiner 10)☒ The drawing(s) filed on 31 December 2003 is/ar Applicant may not request that any objection to the o Replacement drawing sheet(s) including the correcti 11)☐ The oath or declaration is objected to by the Examiner	re: a) ☐ accepted or b) ☑ object drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) △ Acknowledgment is made of a claim for foreign a) △ All b) ☐ Some * c) ☐ None of: 1. △ Certified copies of the priority documents 2. ☐ Certified copies of the priority documents 3. ☐ Copies of the certified copies of the priority application from the International Bureau	s have been received. s have been received in Application ity documents have been receive I (PCT Rule 17.2(a)).	on No In this National Stage	
* See the attached detailed Office action for a list of	of the certified copies not receive	d.	
		MNE A. GILDIEV	
An 1 (1)	PRIMA	RY PATENT EXAMINER	
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 3/24/04.	4) Interview Summary Paper No(s)/Mail Da	2800, AU 2812 (PTO-413)	
por 110(0)/111aii Bato <u>a/27/07</u> .	o) 🗀 Oulet		

DETAILED ACTION

This Office Action is in response to the application filed on 12/31/03. Currently, claims 1-31 are pending.

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

2. The information disclosure statement (IDS) was submitted on 3/24/03. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Drawings

The drawings are objected to because Figure 1 should be designated by a legend such as -Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Application/Control Number: 10/748,241 Page 3

Art Unit: 2812

Specification

4. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-7, 9, 11-19, 22 and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Gardner et al., US Patent 5,780,340.

Gardner discloses the semiconductor method as claimed. See figures 1A-1Q, and corresponding text, where Gardner teaches, pertaining to claim 1, a method for fabricating a semiconductor transistor, comprising: forming a first insulating layer 130A/130B/106 on a semiconductor substrate 102 (figure1E; col. 4, lines 46-67; col. 5, lines 1-6); forming an LDD region 162A/162B using ion implantation (figures 10 and 1P; col. 6, lines 61-67; col. 7, lines 1-45); patterning the first insulating layer (figure 1I; col. 5, lines 58-67; col. 6, lines 1-4 *Note*: Gardner teaches a planar surface with regards to the spacers); forming a trench 112 in the substrate (figures 1C and 1D; col. 4, lines 5-41); forming a trench gate 142 by depositing and planarizing a second insulating layer 108 and a conductor on the substrate with the trench formed therein (figures 1H and 1I; col. 5, lines 58-67; col. 6, lines 1-14); forming a photoresist pattern 152 on the substrate (figures 1M and 1N; col. 6, lines 42-60); forming source/drain regions

160A/160B by performing an ion implantation using the photoresist pattern as a mask (figures 10 and 1P; col. 6, lines 61-67; col. 7, lines 1-54); and removing the photoresist pattern and the first insulating layer (figures 1N and 1P; col. 6, lines 49-60; col. col. 7, lines 33-35 *Note*: Gardner teaches partially removing the first insulating layer).

Pertaining to claim 2, Gardner teaches, the method further comprising performing a thermal process after removing the first insulating layer (col. 7, lines 33-36).

Pertaining to claim 3, Gardner teaches, the method wherein the first insulating layer works as a buffer layer during the ion implantation for forming the LDD and the source/drain regions (col. 7, lines 19-37 *Note*: since Gardner teaches that the lower oxide spacer portions blocks a substantial amount of ions to form the LDD regions and allows a substantial amount of ions to pass through the substrate to form the source drain regions, it is inherent that the first insulating layer is used as a buffer layer)

Pertaining to claim 4, Gardner teaches the method wherein the first insulating layer is made of one selected from the group consisting of nitrides, tantalum oxides, titanium oxides, and hafnium oxides (col. 8, lines 53-55, silicon nitride).

Pertaining to claim 5, Gardner teaches the method wherein the conductor is made of one selected form the group consisting of tungsten alloys, titanium alloys, and tantalum alloys (col. 8, lines 49-51).

Pertaining to claim 6, Gardner teaches the method wherein the energy of the ion implantation for forming the LDD region is between 30keV and 80keV (col. 6, lines 61-64).

Art Unit: 2812

Pertaining to claim 7, Gardner teaches the method wherein the energy of the ion implantation for forming the source/drain regions is between 5keV and 60keV (col. 6, lines 61-64).

Pertaining to claim 9, Gardner teaches the method wherein the trench is formed using chemical dry etching (figure 1D, col. 4, lines 23-26).

Pertaining to claim 11, Gardner teaches the method wherein planarizing the second insulating layer and the conductor comprises a CMP process using the first insulating layer as an etch-stop layer (figure 1I, col. 5, lines 58-67).

Pertaining to claim 12, Gardner teaches the method wherein the first insulating layer is removed by a wet etching using a phosphoric acid solution (figure 1N, col. 6, lines 49-60; col. 8, lines 53-55 *Note*: Since Gardner teaches that the material can be silicon nitride, it is inherent that a wet etching using phosphoric acid solution is included).

Pertaining to claim 13, Gardner teaches a method for fabricating a semiconductor transistor, comprising: forming an LDD region 162A/162B using an ion implantation in a substrate (figure 10; col. 6, lines 61-67; col. 7, lines 1-45); forming a first insulating layer 130A130B on the substrate; patterning the first insulating layer; forming a trench in the substrate (figure1E; col. 4, lines 46-67; col. 5, lines 1-6); forming a trench gate 142 by depositing and planarizing a second insulating layer 108 and a conductor on the substrate with the trench formed therein (figures 1H and 1I; col. 5, lines 58-67; col. 6, lines 1-14); anisotropically etching the first insulating layer to form spacers (figure 1E; col. 4, lines 46-50); and forming source/drain regions 160A/160B by performing an ion implantation on the substrate using the spacers and the trench gate as a mask (figure 10; col. 6, lines 61-67; col. 7, lines 1-54).

Art Unit: 2812

Pertaining to claim 14, Gardner teaches the method further comprising performing a thermal process after forming the source/drain regions (figure 1P; col. 7, lines 33-45).

Pertaining to claim 15, Gardner teaches the method wherein the first insulating layer is an oxide layer or a nitride layer (col. 8, lines 53-55).

Pertaining to claim 16, Gardner teaches the method wherein the conductor comprises on selected from the group consisting of polysilicon, tungsten alloys, titanium alloys, and tantalum alloys (col. 8, lines 44-54).

Pertaining to claim 17, Gardner teaches the method wherein the energy of the ion implantation for forming the LDD region is between 10keV and 80keV (col. 6, lines 61-64).

Pertaining to claim 18, Gardner teaches the method wherein the energy of the ion implantation for forming the source/drain regions is between 10keV and 100keV (col. 6, lines 61-64).

Pertaining to claim 19, Gardner teaches the method wherein the trench is formed by dry etching (figure 1D; col. 4, lines 22-25).

Pertaining to claim 22, Gardner teaches the method wherein the chemical dry etching uses CF₄/O2 or CHF3/O₂ (col. 4, lines 22-25 *Note*: it is inherent that theses chemicals are included in the conventional art of dry etching where Gardner teaches dry etching to form the trench).

Pertaining to claim 23, Gardner teaches the method wherein planarizing a second insulating layer and a conductor comprises a CMP process using the first insulating layer as an etch-stop layer (figure 1I; col. 5, lines 58-67).

Art Unit: 2812

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the

Page 7

basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 24-31 are rejected under 35 U.S.C. 102(b) as being anticipated by Sugawara et

al., US Patent 6,171,916.

9. Sugawara discloses the semiconductor method as claimed. See figures 1A-2L, with

emphasis on figures 2A-2L, and corresponding text, where Sugawara teaches, pertaining to claim

24, a method for fabricating a semiconductor transistor comprising: depositing a first insulating

layer 5 on a semiconductor substrate 1(figure 2D; col. 4. lines 20-24; col. 7, lines 34-40);

forming an LDD region 7 using an ion implantation (figures 2G and 2L; col. 52-67); patterning

the first insulating layer 5 (figure 2D; col. 7, lines 21-29); forming a trench 6 in the substrate

(figure 2D; col. 7, lines 25-29); forming a trench gate 22 by depositing and planarizing a second

insulating layer 23 and a first conductor 11 on the substrate with the trench (figure 2F; col. 7,

lines 43-49); depositing a second conductor 24 on the substrate with the trench gate formed

thereon (figure 2I; col. 8, lines 22-31); patterning the second conductor and the first insulating

layer (figures 2H-2J; col. 8, lines 1-46 *Note*: the part of the second insulating layer is removed as

stated in col. 8, lines 22-24); and forming source/drain regions 12 by performing an ion

implantation using the patterned second conductor as a mask (col. 8, lines 60-64 Note: Sugawara

teaches that the ion implantation can be performed after the formation of the salicide structure).

10. Pertaining to claim 25, Sugawara teaches the method wherein the first insulating layer

works as a buffer layer during the ion implantation for forming the LDD region (figure 2G; col.

Application/Control Number: 10/748,241 Page 8

Art Unit: 2812

7, lines 52-67 *Note*: Sugawara teaches the impurities are diffused through the silicon nitride layer (first insulating layer)).

- Pertaining to claim 26, Sugawara teaches the method wherein the first insulating layer is a nitride layer (col. 7, lines 43-46)
- 12. Pertaining to claim 27, Sugawara fails to show, the method wherein the first conductor is made of polysilicon and the second conductor is made of on selected from the group consisting of tungsten alloys, titanium alloys, and tantalum alloys (col. 7, lines 40-42).

Pertaining to claim 28, Sugawara s the method wherein the energy of the ion implantation for forming the LDD region is between 5keV and 60keV (col. 4, lines 48-54).

Pertaining to claim 29, Sugawara teaches the method wherein the energy of the ion implantation for forming the source/drain regions is between 30keV and 80keV (col. 5, lines 35-39).

- 13. Pertaining to claim 30, Sugawara teaches the method wherein planarizing a second insulating layer and a first conductor comprises a CMP process (col. 7, lines 43-51).
- 14. Pertaining to claim 31, Sugawara teaches the method wherein the CMP process uses the first insulating layer as an etch-stop layer (col. 7, lines 43-51).

Claim Rejections - 35 USC § 103

- 15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2812

- 16. Claims 8, 10, 20, and 21, rejected under 35 U.S.C. 103(a) as being unpatentable over Gardner et al., US Patent 5,780,340 in view of Stanley Wolf and Richard N. Tauber, Silicon Processing for the VLSI Era, Vol. I, Lattice Press, 1986, pages 551-555.
- 17. Gardner discloses the semiconductor method substantially as claimed. See preceding rejection of claims 1-7, 9, 11-19, 22 and 23 under 35 U.S.C. 102(b).
- 18. However, Gardner fails to show, pertaining to claim 8, wherein the trench is formed by a dry etching with an etching angle between 5° and 30°. In addition, Gardner fails to show, pertaining to claims 10 and 21, the method wherein lower edges of the trench are formed in a round shape. Also, Gardner fails to show, pertaining to claim 20, the method wherein the trench is formed by a dry etching using an angle etching and chemical dry etching.
- 19. Wolf teaches, on pages 551-555, a conventional method of using dry etching techniques for VLSI fabrication of semiconductor devices.
- 20. It would have been obvious to one of ordinary skill in the art to incorporate, the method wherein the trench is formed by a dry etching with an etching angle between 5° and 30°; the method wherein lower edges of the trench are formed in a round shape; the method wherein the trench is formed by a dry etching using an angle etching and chemical dry etching, in the method of Gardner, pertaining to claims 8, 10, 20, and 21, according to the conventional teachings of Wolf, with the motivation that, anisotropic dry etching is attractive in achieving a desired wall profile, where one of ordinary skill it the art would be drawn to the use of a directional dry etching method for the purpose of creating a desired trench wall profile.

Art Unit: 2812

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The

examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stanetta Isaac Patent Examiner March 6, 2005

Page 10

C 2800, AU 2812